: D&R SoC News Alert [SoC-NewsAlert@design-reuse.com]
: 5 2005 . 22:05
: Michael Dolinsky
: D&R SoC News Alert - July 5, 2005
DR SoC News Alert
Design And ReuseDesign And ReuseDesign And Reuse
EETimes Network
July 5, 2005    


WELCOME
Michael,
Welcome to the issue of July 5, 2005 of D&R SoC News Alert, our email update to provide you with the latest news and information in the System-On-Chip Community.

SPONSORED BY: VIRTUAL SILICON

Precise, standard 26-bit Fractional-N CMOS PLL features small 0.04mm2 area and low jitter with glitch-free frequency changes.
44MHz-3GHz output, multiplication, deskew & spread-spectrum.
130nm generic and low voltage and 90nm generic processes.
Challenge our PLL contest: Win an iPod each month or a PLL IP license!

NEW IP/SOC PRODUCTS
10 Gigabit to 1 Gigabit Ethernet Converter (XG2G) from Cadence Design Systems
MPEG-2 Transport Stream Demux from sci-worx GmbH
10 Gigabit Ethernet Base-X PCS Core for XGXS/XAUI implementations from MorethanIP GmbH
Synchronous Via-1/2 Programmable ROM Compilers for for SMIC 0.18/0.25um, TSMC 0.18um and VIS 0.25um from Intellectual Property Library Company
Highly-Integrated, Low-Power, Low-Cost Audio Platform from Ceva, Inc.
High Efficiency Synchronous Step-Down DC-DC Converter on SMIC 0.18 from LTRIM Technologies
12-bit, 1 kHz, 2.5 V, AFC DAC w/ Single-Ended Voltage Buffer from ChipIdea Microelectronics
BUSINESS OPPORTUNITIES
Wanted IPs :
  • UART 82510 and 16550
  • INDUSTRY ARTICLES
    Micro-threaded Row and Column Operations in a DRAM Core
    Digital Associative Memories Based on Hamming Distance and Scalable Multi-Chip Architecture
    Adapting partially programmable ASSPs to vehicle design needs
    COMMENTARY/ANALYSIS
    The to and fro of DSP/RISC Convergence
    ARCHITECTURES: USB 2.0 climbs aboard silicon
    ARCHITECTURES: Printers crank out new SoC requirements
    An IP storm?
    IN THE NEWS
    IP/SOC PRODUCTS
    Rambus PCI Express PHY IP on Fujitsu 90nm CMOS Process
    VinChip Systems Announces Availability Of USB OTG Stack
    SPIRIT Offers Efficient MP3 Decoder Algorithm for ARM Platforms
    Imagination Technologies' PowerVR MBX Supports Windows Mobile 5.0
    DESIGN PLATFORMS / STRUCTURED ASIC
    ChipX Announces New CX6000 Structured ASIC Family with Embedded IP
    NEC Electronics Launches platformOViA Semiconductor Solution Platform
    LSI Logic Maximizes Nanometer SoC Integration With Enhanced Design Optimization Methodology
    LSI Logic Shatters Previous Density/Performance Boundaries With 90 Nanometer RapidChip Platform ASICs
    ViASIC Announces 12th Tape-out for ViaMask Standard-Metal Library
    DEALS
    Fudan University Licenses ARM7TDMI Processor For Advanced SoC Research Projects
    Autonams LLC Chooses Nordic Semiconductor's 2.4GHz Transceiver nRF2401A for Car Immobiliser Systems ''SKYBRAKE DD''
    Gyration Selects Cypress's WirelessUSB(TM) Radio System-on-a-Chip
    Datang Selects Comsys' GSM/GPRS Solution for its Cellular Baseband Product Line
    BUSINESS
    Philips starts 65-, 90-nm chip design in India
    Genesis Microchip and Meridian Audio Announce Strategic Alliance; Companies Enter Licensing Agreement to Promote Faroudja Brand and Video Processing Worldwide
    Buzz Continues To Build Around MPEG-4 AVCs, But MPEG-2 Still Strong
    LEGAL
    Complaint Details Worldwide Coercion of Computer-Makers, System-Builders, Distributors and Retailers from Dealing with AMD
    DESIGN SERVICES
    ARM Opens New Approved Design Center In India; MindTree Consulting joins the Approved Design Center Program to increase ARMs design and implementation resources in India
    RF Engines studies advanced signal processing techniques for the UK Ministry of Defence (MoD)
    EMBEDDED SYSTEMS
    Embedded systems will be everywhere, expert predicts
    Accelerated Technology Adds Nucleus RTOS and Middleware Support for Analog Device's Fusiv VX Platform
    MiSPO Demonstrates ITRON Support for Configurable ARC Cores at ESEC 2005
    Accelerated Technology's Nucleus RTOS Support for Texas Instruments OMAP Platform Benefits Portable Data Terminal Applications Developers
    AMCC's Comprehensive, Low-Cost PowerPC 440EP Evaluation Kit Accelerates Customers' Time-to-Market
    FPGA/CPLD
    Actel Ships Fully Qualified RTAX-S FPGAs to Meet High-Reliability Needs of Space Designs
    Altera, InterNiche and MorethanIP Announce Networking Reference Design for Nios II Processor
    Talijon Engineering delivers turnkey hardware solution using LatticeEC FPGA, Lattice IP Cores and ispPAC Power Manager devices
    FABLESS / IDM
    First Single-Chip, Dual-Encode for HDD/DVD Recorders Enabled by LSI Logic DoMiNo(R) 8653 Processor
    Process vs. density in DRAMs
    Aplus Flash Technology announces mass production of its serial EEPROM product families
    Philips launches global initiative to develop solutions for ultra low-cost mobile phones
    Logitech Chooses the nRF2402 and nRF2401A Chipsets for the New Logitech V200 Cordless Notebook Mouse
    STMicroelectronics' Award-Winning Nomadik Processor Family Ushers in Video for Next-Generation Handsets
    EDA
    Open-source effort brings SystemC to masses
    Temento Systems Joins Synopsys in-Sync Program to Enhance ASIC Prototyping with Hardware Debug
    Fintronic USA, Inc. announces Super FinSim pre-installed on Monarch Servers from ASL having 32 GB of RAM
    OTHER
    eASIC Wins AlwaysOn AO 100 Top Private Company Award for its Innovative Structured ASIC Technology
    eASIC Becomes Member of FSA and Recognizes the Association for Industry Leadership, Research and Cooperation
    NewLogic is Ranked as #1 in Semiconductor IP Survey

    NEW ON D&R WEB SITE

    DSP on FPGA Corner :
    This DSP Hot Corner explores if technology-optimized DSP IP or technology-independent IP generated/optimized by DSP Synthesis can meet the design requirements when mapped onto an FPGA.
    In Cooperation with Synplicity


    D&R Silicon IP / SoC Catalog :
    The world's largest directory of Silicon IP (Intellectual Property), SoC Configurable Design Platforms and SOPC Products from 200 vendors

    Virtual Fabless Corner :
    The Virtual Fabless Solution Providers start from your secifications and turn your project into ASIC or Chips in the shortest time you can imagine



    Search for Silicon IP

    Search for Verification IP

    Search for Software IP

    Find an Expert

    Industry Articles

    Latest News

    Tool Demos

    Free IP Cores


    DESIGN AND REUSE S.A.

    Corporate Headquarters:
    12 rue Ampere
    BP 267
    38 016 Grenoble Cedex 1
    FRANCE
    Tel: +33 476 21 31 02
    Fax: +33 476 49 00 52

    US office:
    5600 Mowry School Road
    Suite 180
    Newark, CA 94560
    USA
    Tel: +1 510 656 1445
    Fax: +1 510 656 0995


    REGISTER:
    If this newsletter was forwarded to you by a colleague, you can have it sent directly to you at no cost. To register for D&R SoC News Alert, go to: http://www.us.design-reuse.com/users/signup.php

    UPDATE YOUR PROFILE / UNSUBSCRIBE :
    You are subscribed as dolinsky@gsu.by and you receive this Alert once a week in html format.

    * If you wish to unsubscribe, you can do it there: http://www.us.design-reuse.com/users/alert.php?u=32546&e=dolinsky@gsu.by

    * If you need to change the e-mail address at which you receive this newsletter, you can do it there

    * If you need to update your user profile for receiving this letter on another time basis or in another format, you can do it there:
    http://www.us.design-reuse.com/users/alert.php?u=32546&e=dolinsky@gsu.by

    The SoC News Alert can be delivered :
    - Twice a week, once a week or once a month
    - In html or text format

    COMMENTS / SUGGESTIONS / QUESTIONS:
    Anything about the contents of this alert can be directed to : support@design-reuse.com

    PASS IT ON. . .
    Feel free to forward this newsletter to your colleagues.